Here we report the directed growth of ZnO nanowires on multilayer graphene films (MGFs) without the use of metal seed materials. The ZnO source substance was diffused onto the MGF surface, where nanowires tended to grow in the high surface energy sites. This property was exploited to fabricate top-gate structural nanowire transistors with ZnO nanowires grown in the direction of the exposed sides of 6 Â 4 lm patterned MGFs with a SiO 2 capping layer. The devices showed an on-current of 160 nA, a threshold voltage of À2.27 V, an on-off current ratio of 3.98 Â 10 A graphene thin film (GTF) with a unique twodimensional crystal structure has outstanding conductivity, flexibility, and transparency despite its thinness. These desirable characteristics have made GTFs the focus of intense research and given them the potential for numerous materials applications. 1, 2 It is expected that GTFs will be commonly used for the metal electrode in various consumer products as well as the electrode material for the next generation of transparent, flexible displays due to their remarkable conductivity. 3, 4 The utility of GTFs is not limited to electronics, and they have found applications in such diverse fields as environmental science and bio-devices; they can also serve as gas sensors because they react to specific gases such as CO x and NO x . 5, 6 Similarly, nanowires have also recently attracted much attention owing to their usefulness in fabricating highly integrated electronic devices, and various semiconducting nanowires are currently being investigated for this purpose. 7, 8 However, well-operated production of such devices depends greatly on the ability to control the alignment of nanowires at specific locations, which often proves to be problematic. The most commonly used method for nanowire placement requires growing nanowires on a massive scale and then dispersing them on the substrate where devices will be produced. This method is easy, as the methods for growing and dispersing nanowires are widely known, but it is less effective at aligning nanowires at desired locations and often results in poor placement of nanowires and malfunction of the device.
However, there is a second method for nanowire placement that involves growing the nanowires directly on the substrate, which provides effective alignment, but there are no established techniques to accomplish this even though numerous research groups are pursuing its development. This second method can be divided into two approaches: top-down and bottom-up. The top-down approach involves etching a single crystal silicon wafer until nanoscale features corresponding to nanowires are obtained, which can be achieved through control of the etching time with high-resolution e-beam lithography or existing lithography techniques. [9] [10] [11] However, the top-down approach is not compatible with all materials. The bottom-up approach involves the use of seed materials to guide the growth of nanowires directly on the substrate. In principle, this approach is compatible with a wide range of materials but has attained only limited achievement thus far.
In this context, the combination of graphene films and nanowires, two next-generation materials, promises to fill the need for bottom-up fabrication of nanowire devices. The fabrication of graphene devices taking advantage of the size of nanowire electrodes and masks has been reported, as well as the use of graphene and nanowire transistors in a highfrequency circuit. [12] [13] [14] In the current work, we demonstrate the growth of nanowires on graphene films via chemical vapor deposition (CVD), and we have characterized the ZnO nanowires using x-ray diffraction and room temperature photoluminescence. Moreover, we fabricated an aligned nanowire transistor by employing multilayer graphene films (MGFs) as a catalyst for growing ZnO nanowires, and we examined transistor characteristics.
Nickel foil (Nilaco, 0.1 mm thick) was placed in a quartz tube (2 in. diameter) of a conventional thermal chemical vapor deposition (TCVD) system. In order to clean the surface and eliminate the thin surface oxide layer, the sample was heated to 900 C under H 2 flow of 100 sccm for 30 min. Acetylene (C 2 H 2 ) as a precursor for graphene growth was then introduced into the quartz tube with a flow rate of 5 sccm for 3 min, and then the sample was cooled slowly down to room temperature with H 2 flowed at 100 sccm. Polymethyl methacrylate (PMMA) was used to transfer the MGF from Ni onto silicon wafer substrate. The underlying Ni was etched by a commercial Ni etchant (Type 1 from Transene Company) and PMMA was removed by acetone.
The number of graphene layers and the quality of transferred graphene were assessed using micro-Raman spectroscopy (Renishaw RM1000-Invia) with an excitation a)
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V C 2012 American Institute of Physics 100, 063112-1 APPLIED PHYSICS LETTERS 100, 063112 (2012) wavelength of 514.5 nm (2.41 eV). The Raman spectra exhibit three major features ( Fig. 1(a) ). The G ($1580 cm À1 ) and 2D ($2700 cm À1 ) peaks originate from the in-plane vibration of sp 2 carbon atoms and two phonon double resonance Raman processes, respectively, while the D ($1350 cm À1 ) peak originates from defects. 15, 16 The strongly suppressed D peak in Fig. 1(a) indicates highquality graphene, and the relative intensity ratio between the 2D and G peaks (I 2D /I G > 0.5) shows that our MGF sample consists of only a few layers. 17, 18 In order to examine the thickness distributions of the graphene, Raman spectroscopy was conducted and the full width at half maximum (FWHM) at each point and the intensity ratio (I 2D /I G ) between the 2D peak and the G peak were measured ( Fig. 1(b) ). The I 2D /I G and the FWHM in the monolayer graphene, the bilayer graphene, and trilayer graphene are known to be >2 and $30, 1.0-2.0 and $46, and 0.75-1.0 and $70, respectively. 19, 20 As shown in Fig. 1(b) , the thickness at 17 points among 40 points on the fabricated MGF was below 70, indicating a trilayer structure, whereas the thickness at the rest of the points was larger and suggested the presence of four or more layers.
The substrate bearing the transferred MGF and the ZnO source material were placed on each side of the CVD chamber, and the temperatures were increased to 750 C and 1070 C to facilitate the growth of ZnO nanowires. Figure  2(a) shows the field-emission scanning electron microscopy (FE-SEM) image of the sample, which reveals that the ZnO nanowires grew very densely on the MGF substrate. Their diameter and length were measured and found to be over $30 nm and $5 lm, respectively. The inset of Fig. 2(a) shows the high resolution transmission electron microscope (HR-TEM) of typical tip of a ZnO nanowire. It confirms that the top area does not show evidence for metal seeds. Moreover, it was proved that ZnO nanowires were uniformly grown on graphene thin films with different thicknesses (2-20 layers). Figure 2(b) shows the results from x-ray diffraction (XRD) analysis to determine the crystal structure of the ZnO nanowires, which corresponds to a wurtzite hexagonal structure with lattice constants a ¼ 3.2535 and c ¼ 5.2151 (ICDD No. 80-0074). The most dominant peak in the XRD spectrum of the ZnO nanowires is (002), indicating that the nanowires were oriented about the c-axis. 2012) secondary peak are observed at around 380 and 630 nm, respectively. While the origin of this longer wavelength peak has not been clearly identified, the peak was shown to be closely associated with surface defects arising in the course of growing ZnO nanowires.
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The growth mechanism of ZnO nanowires on MGFs is not entirely understood, although there are some plausible hypotheses. Zinc, which has a low melting point among ZnO nanowire components, may form a catalytic droplet on the MGFs which promotes the growth of nanowires. 26 Moreover, it is possible that the ZnO source substance diffuses onto the surface of the MGFs, and nanowires grow in the high surface energy sites of this layer. 27 As shown HR-TEM image of Fig. 1(a) , we confirmed the absence of metal seed drop on the tip of ZnO nanowires on MFGs. Therefore we put more weight on the latter growth mechanism. Control of the location and orientation of the nanowires can be accomplished without the use of metal seeds by growing the nanowires on the exposed sides of MGFs. Graphene can be patterned relatively easily through O 2 plasma etching, which enables ZnO nanowires to be grown only in the remaining MGFs areas after etching where transistors will be fabricated. This hybrid structure offers a solution to the problems associated with nanowire alignment at desired locations in the fabrication of nanowire devices, which we chose to pursue.
It is important to emphasize that this mechanism is distinct from that by which nanowires are grown using metal seed materials, in which the Au seed is found at the tip of each nanowire. If nanowires are grown through the use of Au seeds and subsequently transferred to another substrate, problems may arise from the presence of the metal seed left at the tip of each nanowire. In particular, Au is known to develop unwanted deep levels in semiconductors including Si. 26, 28 To date, there have been no quantitative analyses of the effects of the residual metal seed on nanowire performance, which are considered to retain high reactivity in the fabrication of electronic, electrical, optical, and chemical devices after growth of the nanowires has been accomplished. However, such effects are irrelevant to ZnO nanowires grown on the MGFs as demonstrated in this study, as metal seed materials are not used and there are no residual metals left on the nanowires that may affect their performance. In addition to the current work, several other studies have verified that nanowires can be grown by methods that do not employ the use of a metal seed, utilizing materials such as Si, ZnO, and InAs. 26, 29, 30 Figure 3(a) shows the schematic diagram of a nanowire transistor made using nanowires grown via the method we report here. First, a MGF sample was grown and transferred onto a substrate consisting of a silicon wafer on which SiO 2 was thermally grown. The MGF was then used as a substrate for the fabrication of a top-gate structural nanowire transistor. A research result has been reported that ZnO nanostructures were vertically grown on graphene layers. 31 However, vertical growth of nanowire should be prevented in order to conduct post process following nanowire growth during the fabrication of nanowire transistor devices using the conventional photolithography. We proved through several rounds of experiment that ZnO nanowires were not able to grow through SiO 2 thin film to a vertical direction in case SiO 2 layer with over $70 nm of thickness was covered on top of the MGFs. Thus, 100 nm-thick patterned SiO 2 thin film (6 lm Â 4 lm) was formed as a capping layer onto the MGFs. The MGF areas, which were not covered with SiO 2 capping layer, were then removed through O 2 plasma etching process. As a result, only the MGF with SiO 2 capping layer (6 lm Â 4 lm) was left on the substrate. This structure has an advantage that nanowires can grow horizontally with substrates and be used as transistor channels because only the side of MGF is exposed. Consequently, this method allows the horizontal nanowire alignment, which is expected to be applied to the fabrication of devices with high yield rates.
ZnO nanowire was grown using the exposed edge of the MGF under the SiO 2 layer as a catalyst through CVD. Both ends of the nanowire were sputtered with a double metal layer consisting of 70 nm aluminum and 50 nm indium tin oxide (ITO) to form a source-drain electrode. The entire substrate was covered with 30 nm Al 2 O 3 by atomic layer deposition (ALD), which was used as a gate insulating layer. In order to form a hole to the source-drain electrode so that voltage could be applied to it, a contact hole pattern was formed by photoresist and was etched using buffered oxide etch (BOE) solution. Finally, a top gate electrode was formed by sputtering 70 nm Al and 50 nm ITO on top of the transistor. The FE-SEM image in Fig. 3(b) reveals that the graphene and nanowires grown from the catalyst are located at the lower part of source-drain electrode in the fabricated top-gate nanowire transistor. By employing this fabrication process, nanowires were grown at desired locations and the transistor was fabricated using the nanowires as a channel.
The electrical characteristics of the ZnO nanowire transistor grown on MGF are shown in Fig. 4 (Fig. 4) . Parameters such as threshold voltage (V th , V gs at
, and sub-threshold slope (SS, the difference between V gs at I ds ¼ 1 nA and V gs at I ds ¼ 0.1 nA) evaluated from the V gs -I ds curve in Fig. 4(a) are À2.27 V, 160 nA, and 0.43 V/dec, respectively. The on-off current ratio (I on /I off ), a parameter indicating the switching properties of devices, is 3.98 Â 10 5 . Moreover, the field effect mobility was evaluated through a gate-channel capacitance model (C i ¼ 2pe 0 k eff L=cosh À1 ð1 þt ox =rÞ) and a metal-oxide semiconductor field-effect
. [32] [33] [34] [35] [36] The effective dielectric constant (K eff ) of the Al 2 O 3 gate insulator formed by ALD is $9.0. The radius (r) of ZnO nanowire located in the channel area of the device, which was verified by FE-SEM in the inset of Fig. 3(a) , is $15 nm and the channel length (L) between source drains is $5.0 lm. From these values, the field effect mobility (l eff ) was calculated as $41.32 cm 2 /VÁs. In previous studies, ZnO nanowire transistors were found to have an I on /I off ratio of 10 5 -10 7 and l eff $ 3-75 cm 2 /VÁs. [37] [38] [39] Compared with these established results, our top gate-structural nanowire transistor made of ZnO nanowires grown on MGF is comparable in performance.
In summary, this study has verified that ZnO nanowire can be grown directly on MGF without a metal catalyst with remarkable control of nanowire location. MGFs can be easily patterned through conventional photolithography and O 2 plasma etching to create areas for nanowire growth. In addition, it could be used in its original patterned shape without transformation, similar to the aggregation of metal seeds, even at the nanowire-growing temperature using the CVD. The growth of nanowire in the horizontal direction was readily achieved, as nanowires were grown not only on top of the MGFs but also on the exposed side of MGFs covered with a capping layer. MGFs were patterned with features of desired sizes at intended locations and used as seed material to grow ZnO nanowires directly on the substrate. By utilizing these grown nanowires as a channel, a top-gate structural nanowire transistor was fully fabricated. The characteristics of the ZnO nanowire transistor are comparable to those fabricated in previous studies. Therefore, we have developed a valuable method for aligning nanowires at desired locations via a bottom-up approach for the fabrication of nanowire-based devices.
